If it works on a Pi, wouldn't this make sense to also implement with DDR5? Or is it already there? Now that the chips are split into 2x mux of 4x32bit busses with dual rank on dual channel, it would really suck if the data was defragmented in such a way that only one 32 bit bus could access it and only half the time (if my understanding of this is right anyway).