Hacker Newsnew | past | comments | ask | show | jobs | submitlogin

When raw performance is so important you end up implementing the solution on FPGAs. Switch to Julia does not really matter in such cases.


True. You're pretty much stuck with verilog at that point.




Consider applying for YC's Summer 2026 batch! Applications are open till May 4

Guidelines | FAQ | Lists | API | Security | Legal | Apply to YC | Contact

Search: